Achronix Speedster22i User Macro Guide User Manual Page 97

  • Download
  • Add to my manuals
  • Print
  • Page
    / 224
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 96
Registers DFFS
Speedster22i Macro Cell Library
AchronixSemiconductorProprietary PAGE 81
DFFS
Positive Clock Edge D-Type Register with Asynchronous Set
sn
d
ck
DFFS
q
Figure 2-15: Logic Symbol
DFFSisasi
ngleDtyperegisterwithdatainpu t(d),clock(ck), andactivelowset(sn)inputs
anddata(q)output.Theactivelowsetinputoverridesallotherinputswhenitisassertedlow
andsetsthedataoutputhigh.Iftheasynchronoussetinputisnotasserted,thedataoutputis
settotheva
lueonthedatainputuponthenextrisingedgeoftheclock.
Pins
Table 2-50: Pin Descriptions
Name Type Description
d Data input.
sn
Active-low asynchronous set input. A lo
w on sn sets the q output high
independent of the other inputs.
ck Positive-edge clock input.
q
Data output. The value pr
esent on the data input is transferred to the q
output upon the rising edge of the clock if the asynchronous set input is
high.
Parameters
Table 2-51: Parameters
Parameter Defined Values Default Value
init 1’b1
sr_assertion “unclocked
init
TheinitparameterdefinestheinitialvalueoftheoutputoftheDFFSregister.Thisisthevalue
theregistertakesupontheinitialapplicationofpowertotheFPGA.Thedefaultvalueofthe
initparameteris1’b1.
sr_assertion
The sr_assertion param eter defines the behavior of the output when the sn set input is
asserted.Assigningthesr_assertionto“unclocked”resultsinanasychronousassertionofthe
reset signal, where the q output is set to one upon assertion of the activelow reset signal.
Assigningthesr_assertionto“clocked”re
sultsinasynchronousassertionoftheresetsignal,
wheretheqoutputissettooneatthenextrisingedgeoftheclock.Thedefaultvalueofthe
sr_assertionparameteris“unclocked”.
input
input
input
output
1’b0, 1’b1
unclocked, “clocked”
Page view 96
1 2 ... 92 93 94 95 96 97 98 99 100 101 102 ... 223 224

Comments to this Manuals

No comments